Logos2 Family FPGAs Analog-to-Digital Converter (ADC) ModuleUser Guide

(UG040009, V1.6) (19.07.2023)

Shenzhen Pango Microsystems Co., Ltd. All Rights Reserved. Any infringement will be subject to legal action.

Revisions History

Document Revisions

About this Manual

Terms and Abbreviations

Table of Contents

W PANGO

Tables

W PANGO

Figures

Chapter 1 General Introduction

The Logos2 Family FPGA products provide an Analog-to-Digital Converter (ADC) module which includes two 12-bit SAR-ADC resources. The two ADC resources share up to 17 pairs of external input ports, including 16 pairs of analog input pins multiplexed with IOB and 1 pair of dedicated analog input pin. The scanning of 17 pairs of external input ports is flexibly controlled by the FPGA. Users can read and write the ADC's control register and read the ADC's status register through user logic. Meanwhile, the ADC can also monitor 4 sets of internal voltages in real-time, and the built-in temperature sensor can detect the chip junction temperature (Tj) in real-time, outputting overtemperature alarms based on preset thresholds. Below are some parameters of the ADC:

- \triangleright Resolution: 12-bits:
- \triangleright Sample rate: 1MSPS;
- \triangleright Up to 17 pairs of external analog channels, including 16 pairs of analog input channels multiplexed with IOB and 1 pair of dedicated analog input channel (refer to the respective package manual for details)
- \triangleright Internal and external reference voltage supported
- \triangleright Integrated temperature sensor
- \triangleright Integrated power supply sensor
- For detailed ADC characteristics parameters, please refer to the ADC section in the "DS04001 Logos2 Family FPGA Device Data Sheet"

ADC Module Analog Pin Description:

Pin Name	Pin Type	Pin Description			
VCCADC	Dedicated	ADC analog power supply 1.8V, connected to VCCA when ADC is not used			
VSSADC	Dedicated	ADC AGND, connected to VSS when ADC is not used			
VAADC P	Dedicated	ADC dedicated analog differential input (Positive), left floating or connected to VSS when ADC is not used			
VAADC N	Dedicated	ADC dedicated analog differential input (Negative), left floating or connected to VSS when ADC is not used			
VREFADC P	Dedicated	1.255V reference voltage input, connected to VSS when not in use			
VREFADC_N	Dedicated	1.255V reference ground input, connected to VSS when not in use			
VAA[0,, 15]P, VAA[0,, 15]N	Multi-func tion	Multiplexed ADC differential analog input channels 0-15			
TSDP	Dedicated	Anode pin of the temperature sensor diode; when the temperature diode is not used, connect to VSS; if the temperature sensor diode is used, an appropriate external temperature monitoring chip is required			
TSDN	Dedicated	Cathode pin of the temperature sensor diode; when the temperature diode is not used, connect to VSS			

Table 1-1 Logos2 Family FPGA ADC Pin Description

Chapter 2 Detailed Introduction

2.1 ADC Structure Block Diagram

Figure 2-1 ADC Structure Block Diagram

The ADC includes up to 17 pairs of user-connectable analog input channels (where VAUX[31:0] is multiplexed with IOB and VA[1:0] are dedicated analog input channels). VAUX[1] and VAUX[0] correspond to the P and N sides of channel 0, so VAUX[31] and VAUX[30] correspond to the P and N sides of channel 15. For specific ports and description, please refer to Table 2-2 [GTP_ADC_E2](#page-8-1) [Port List.](#page-8-1)

In [Figure 2-1,](#page-7-4) the ADC_ANALOG module samples the analog input signal, converts it into 12-bit data, and transmits it to the ADC_LOGIC module. Users can read and write registers in ADC_LOGIC through the APB interface to control the ADC's working mode and read the ADC's status and conversion values.

2.2 Features

Table 2-1 List of ADC Features

2.3 ADC Port Description

Figure 2-2 GTP_ADC_E2 Interface Diagram

The list of ADC GTP ports is as follows:

Table 2-2 GTP_ADC_E2 Port List

Port Name	U	Description			
VA[1:0]		Dedicated analog input ports VA[1] and VA[0] form a differential pair, VA[0] is the N side, and $VA[1]$ is the P side			
VAUX[31:0]		Multiplexed analog differential input ports (Multiplexing IOB); IOB must be constrained to 1.8V power standard, and VAUX $[2*n+1]$ and VAUX $[2*n]$ form a differential pair, corresponding to the P and N sides of port n.			
DCLK		APB interface clock			
DADDR[7:0]		APB operation address bit			

Note: The timing of the LOADSC_N signal is shown in the following diagram:

Figure 2-3 Timing Diagram of LOADSC_N Signal and DCLK/clk_osc

After at least 256 stable clock cycles, the LOADSC_N signal must held low for two or more clock cycles before pulling high, as shown in [Figure 2-3.](#page-9-0)

The ADC clock can be selected through configuration registers. For details, please refer to [CLKSW](#page-19-2) control bits.

When the ADC uses DCLK, the LOADSC_N signal must be pulled low to trigger ADC configuration loading. The time T_{LOAD} for which LOADSC_N is held low must be at least 2 DCLK cycles.

When the ADC uses internal clk_osc, the ADC configuration can be automatically loaded; if

reloading is needed, $LOADSC_N$ must be pulled low for a time T_{LOAD} of at least 80ns.

2.4 ADC Analog Input

The ADC analog input uses differential sampling to reduce the impact of common-mode noise. All analog input channels are inherently differential, requiring the positive input (VP) and negative input (VN) of the ADC to be driven in differential mode.

When using dedicated ADC channels, the corresponding pins do not need to be constrained. Multi-funtion analog channel (VAUX[31:0]) pins are shared with general IO. When using multi-funtion analog channels, these pins cannot be used as general IO and must be constrained to the 1.8V level standard. Unused multiplexed analog channel pins can be used as general IO.

When detecting all on-chip sensors, the ADC operates in Unipolar mode; users may configure external analog input channels in either Unipolar or Bipolar mode. The Unipolar mode is shown in [Figure 2-4:](#page-10-1)

Figure 2-4 Unipolar Mode Input Diagram

In Unipolar mode, VP≥VN, VN input range is 0–0.5V, and 0V≤VP–VN≤1V.

PANGO

The bipolar mode includes pseudo-differential and true differential, each illustrated in [Figure 2-5,](#page-11-1)

[Figure 2-6:](#page-11-2)

Figure 2-5 Bipolar Mode Pseudo-Differential Input Diagram

Figure 2-6 Bipolar Mode True Differential Input Diagram

To ensure proper conversion, the signal requirements for the above input modes are as follows:

Note:

1. Vcm refers to the common-mode voltage of the external input signal.

The mode configuration of different channels is implemented through the sequence register. For details, please refer to Table 2-9 [Sequence Register List.](#page-22-0)

2.5 ADC Signal Conversion

The ADC can operate in different modes (Unipolar, Bipolar) with a default full-scale (FS) of 1V (non-adjustable). If various errors (including Offset error and Gain error) are not considered, the ADC conversion characteristics are as shown in the figure below:

Figure 2-7 ADC Analog-to-Digital Conversion Chart in Unipolar Mode

[Figure 2-7](#page-12-1) shows the conversion curve under the measurement range of 0 to $+1V$ (FS=1V) in unipolar mode. In this mode, the conversion code is an unsigned number, and LSB=1V/4096=0.244mV. Since the input channels are differential, the VP and VN terminals require differential signal driving. When the input voltage (VP-VN) is 0V, the output code is 000h (if Vp<Vn, then the output is 000h); when the input voltage (VP-VN) is 1V, the output code is FFFh (if Vp-Vn>1V, the output is FFFh).

Figure 2-8 ADC Analog-to-Digital Conversion Chart in Bipolar Mode

[Figure 2-8](#page-13-1) shows the conversion curve in bipolar mode with a measurement range of -0.5V to $+0.5V$ (FS=1V), where LSB=1V/4096=0.244mV. In this mode, the ADC conversion code is output as a two's complement. When the input voltage (VP-VN) is -500mV, the output code is 800h (the output is 800h when VP-VN< -500 mV); when the input voltage is 0V (VP-VN=0V), the output code is 000h; when the input voltage (VP-VN) is +500mV, the output code is 7FFh (the output is 7FFh when VP-VN>500mV).

2.6 Temperature Monitoring

The ADC provides on-chip temperature monitoring function, with temperature detection achieved by measuring the voltage difference between two differently biased PN junctions. Its output voltage is:

$$
V_{temp} = 6 * \ln(48) * \frac{kT}{q}
$$

 $k = 1.38 \times 10^{-23}$ /K denotes the Boltzmann constant

 $T = \degree C + 273.15$ denotes temperature in Kelvin

 $q = 1.6 \times 10^{-19}C$ is electronic charge

When the temp sensor is operating, ADC_A samples the voltage output from the temp sensor by default; As a backup ADC, ADC-B does not perform sampling on the temp sensor; the ADC defaults to operating in Unipolar mode at this time, storing the conversion results at the 40h address bit in the status register.

Figure 2-9 Temperature Sensor Conversion Characteristics

The temperature sensor inputs a voltage that is linearly related to the temperature to the ADC, converting it into an ADC output code, as shown in the figure above.

The on-chip temperature corresponding to the ADC output code is:

Temperature(\mathcal{C}) = ADC Code * 0.1219 – 273.15 (The ADC code is represented in hexadecimal format)

2.6.1 Over-temperature Alarm Function

When the internal temperature sensor reading exceeds the upper limit set in the alarm control register creg_20h, the ALARM [0] signal pulls high from 0 to 1 until the detected temperature value drops below the lower limit set in creg_21h, at which point the ALARM [0] signal pulls down from 1 to 0. The OT (over_temperature) signal is triggered in a manner similar to the ALARM [0] signal, with the difference that the temperature upper and lower limits for OT are generally larger than the upper and lower limits for ALARM [0] (corresponding to the temperature alarm), as shown in [Figure 2-10.](#page-15-1)

Figure 2-10 Overview of Over-temperature Alarm Function

To eliminate OT glitches, after the signal indicating over-temperature in the module is pulled high (continuous high level), an internal counter operating in the clk_mux clock domain begins counting, and OT only outputs a high level after counting to approximately 10ms. For control registers DB0 to DB2 (00h), please refer to the debounce counter description.

The default threshold upper limit for the over-temperature alarm is 125 C (creg_2Ah=12'hCC2) and the lower limit is 50°C (creg_2Bh=12'h A5B). Specific settings can be referred to in [Table 2-11](#page-24-1) [Alarm Register List.](#page-24-1)

2.6.2 Temperature Calibration Function

The ADC of each device will undergo temperature offset calibration during the production testing phase of the Logos2 FPGA. The temperature sensor calibration must be conducted strictly at 25°C. The ADC first performs detection on the temperature sensor (two sampling settings of Avg=16 or 64 can be chosen, and the clock division is adjustable). The value tested under the current 25° C condition is temp25, and the ADC calculates the Offset value: Offset_temp=98Eh-temp25. This Offset_temp value is written to the efuse via an internal configuration bus. Under normal operating conditions, when the ADC is performing temperature sensor monitoring, the ADC first detects the current temperature CODE, and then reads the Offset temp value of the temperature sensor from the efuse. The actual result of the ADC's monitored temperature is: CODE_T=CODE – Offset_temp, and this value is sent to the user and software, with the final conversion result being: Temperature(C)=0.1219*(CODE_T)-273.15 (CODE_T is in hexadecimal format)

Figure 2-11 Temperature Offset Calibration Diagram

Under normal operating conditions, temperature calibration is performed automatically after power-up, and production devices provide temperature values after calibration.

2.7 Supply Voltage Monitoring

The ADC provides detection of on-chip voltages. The testable voltages are VCC, VCCA, VCC_DRM, and VCC_CRAM, with standard input values of 1V±5%, 1.8V±5%, 1V±5%, and $1.25V \pm 5%$, respectively; therefore, voltage division is required before testing.

on-chip Voltage	Value Before Voltage Dividing (V)			Value After Voltage Dividing (V)			Voltage Dividing
	Min	Typical	Max	Min	Typical	Max	Ratio
VCC	0.950	000.1	1.050	0.316	0.333	0.350	1/3
VCCA	1.710	.800	1.890	0.570	0.600	0.630	1/3
VCC DRM	0.950	1.000	1.050	0.316	0.333	0.350	1/3
VCC CRAM	1.200	1.250	1.300	0.400	0.417	0.430	1/3

Table 2-4 Typical Voltage Monitored by Voltage Sensor

Operate in Unipolar mode by default. The ADC divides the input supply voltage by 1/3. The conversion formula is:

Voltage=ADC Code/4096*3V

Figure 2-12 Ideal Voltage Sensor Conversion Characteristics

2.8 Register Description

[Figure 2-13](#page-18-2) shows the register interface for the ADC. There are two types of registers in the ADC: control registers and status registers. The value of the control register can be configured with initial values via parameters, and all registers can be accessed through APB or JTAG. The control register contains various control operations for the ADC and can be read and written; the status register stores the results of the ADC conversion calculations and is read-only.

After loading, the ADC will import user-configured parameters into the corresponding control registers, which can be accessed and modified via the APB interface or JTAG.

The default values of each register are based on the "UG040007 Logos2 Family Products GTP User Guide".

Figure 2-13 Register Interface

2.8.1 Control Registers

The ADC has 24 control registers. For address mapping, please refer to [Table 2-5.](#page-18-1) These register configurations are used for specific operations of the ADC and can be read and written. All ADC functions are controlled through these registers. The control registers primarily have 3 functions:

- 1. Set the working mode of the Logos2 ADC, such as clock frequency, ADC_A/B status, and the alarm indicator switch.
- 2. Select the scanning channel, the corresponding bipolar or unipolar mode, and whether to enable averaging.
- 3. Set the maximum and minimum thresholds for voltage and on-chip temperature.

Table 2-5 Control Register Address Description

2.8.1.1 Configuration Register

The configuration register (00h-02h) is used for specific configurations of some internal modules of the ADC. The value of the configuration register can be modified through APB or JTAG during the proper operation of the ADC. The specific definition of each bit is shown in [Table](#page-19-0) 2-6.

Figure 2-14 Configuration Register Bit Allocation

Notes:

1. When the user selects DCLK, the ADC configuration loading is triggered upon receiving the LOADSC_N signal at a low level. For detailed timing of the LOADSC_N signal, please refer to [Figure](#page-9-0) 2-3; when the user selects clk_osc, the ADC configuration can be automatically loaded.

2. To meet the detection accuracy requirements for on-chip temperature and on-chip supply voltage with -40°C \leq Tj \leq 100°C, it is necessary to enable offset and gain calibration, average 64 samples or 256 samples, and simultaneously use an external high-precision VREF voltage. The external VREF should be maintained within the range of $1.255V \pm 0.2\%$.

Note: To eliminate OT signal glitches, when the temperature exceeds the threshold of creg_2Ah, the ADC internal counter starts counting. The counter size is set through DB2~DB0 based on the source clock frequency. When the count value reaches its upper limit, the OT signal outputs high level.

2.8.1.2 Sequence Register

Like the configuration register, the value of the sequence register can be modified through APB or JTAG at any time during the proper operation of the ADC. The definition of each bit is shown in [Table 2-9.](#page-22-0)

Notes:

1. The channel modes and averaging control bits only take effect when the corresponding channel selection enables for creg_03/04/0Ah.

2. PG2L100H, currently does not support switching Unipolar/Bipolar mode during multi-channel switching; ADC_A or ADC_B channels only support being fully configured as Unipolar or Bipolar mode.

2.8.1.3 Alarm Registers

Figure 2-16 Alarm Register Bit Allocation

Table 2-11 Alarm Register List

2.8.2 Status Registers

Status registers (40h to 6Eh) store the conversion results for each channel as well as the offset and gain error values for calibration. All status registers can only be read by the user and cannot be written to.

The following is the definition of each address bit in the status register:

The following diagram explains the data format for each address bit in the status register:

Figure 2-17 Status Register Data Structure Diagram

After each reset and power-up, the register storing the minimum value will be reset to FFFFh, and the register storing the maximum value will be reset to 0000h. Each signal detected must be compared with the set threshold values. If the detected value exceeds the upper limit, it will be stored in the corresponding maximum value register within the status registers. Similarly, if the detected value is below the lower limit, it will be stored in the corresponding minimum value register within the status registers.

For the value of the offset register, the upper 13 bits represent the significant digits, with the highest bit being the sign bit. If the ADC offset is -10 LSBs (10^* -0.244mV=-2.44mV), the value stored in the offset register is -10 LSBs, i.e., FF6h, and the value recorded in the status register is 1111_1111_1011_0xxxb.

For the value of the gain register, the upper 8 bits represent the significant digits, with the highest bit being the sign bit. If the ADC gain is $+1\%$, the gain register stores the value $+1\%$, with the LSB being 0.1%. Thus $1\% = 10*0.1\%$, and the register value is $0000_1010_xxxx_xxxx$ The maximum value recorded by the register is $\pm 0.1\%$ *63= $\pm 6.3\%$.

2.9 ADC Operating Modes

Logos2 ADC supports two working modes:

- \triangleright Power-up mode, which detects on-chip voltages and temperature;
- \triangleright Scan sequence mode, which scans selected channels based on the control register settings.

After power-up, glogen=0 (glogen is the system build indicator, glogen=0 means no build has been performed), the system automatically performs calibration and enters Power-Up Mode. When glogen=1 (after the system build), the system performs the corresponding mode or channel scan according to the settings in the control register.

In addition to power-up reset and active reset, a soft reset signal is generated when creg_00h and creg_01h are rewritten. When this reset occurs, the Logos2 ADC restarts to execute the newly

written modes. The values in the status register are not affected by this reset.

When both ADC_A and ADC_B are set to off in the control register, the ad_clk in the system will also be turned off to save power. When both ADC_A and ADC_B are set to off in the control register, the internal state process of the Logos2 ADC will be in a waiting state, and the values in the status register will remain unchanged. When ADC_A or ADC_B is turned on again, the internal state process of the Logos2 ADC will be reset and will start a new process according to the settings in the control register.

ADC_A can detect temperature and supply voltage, and scan external channels, while ADC_B can only scan external channels. When both ADC_A and ADC_B select the same external channel, the final result will be based on the scan result of ADC_A.

The Logos2 ADC is implemented independently using JTAG and APB. The read/write operations of the control register settings and data readout of the status register are all done via JTAG and APB. When ADC_A/B is operating, the following points should be noted:

 \triangleright Below is the timing diagram of the ADC converting analog signals into sampling data.

Figure 2-18 ADC Analog-to-Digital Conversion Timing Diagram

As shown in the above diagram, ad_clk is the ADC sampling clock, with the division factor controlled by DIVA7 to DIVA0 (configuration register, 01h). The LOGIC_DONE_A or LOGIC DONE B signal being pulled high indicates the completion of a conversion. A complete conversion cycle requires at least 26 ad_clk cycles. AD_DATA is a 12-bit internal conversion result stored in the corresponding status register for reading.

 \triangleright When ADC A/B transitions from the closed state to working mode, the ADC analogue requires time to stabilize the bias circuit. Therefore, from a timing perspective, the ADC enables the ADC_RSTN signal to wait for a period before entering the periodic reset release loop, or filter out initial data after ADC sampling. After ADC_A/B resumes operation, the bias circuit requires a stabilization time of 4096 ADC_CLK cycles. The timing requirements for ADC_A/B after power-down are shown in the following diagram:

Operational timing requirements when re-enabling ADC_A/B after power-down

Figure 2-19 Timing Diagram for ADC_A/B Power-down then Power-up

After the ADC is powered down, ADC_A/B requires 4096 ad_clk cycles to stabilize. ADC_PD is the power-down control bit. For details, please refer to Table 2-6 [Configuration Register List.](#page-19-0)

2.9.1 Power-up Mode

The main function of the power-up mode is to use on-chip detectors to detect internal voltage signals and temperature.

The ADC enters power-up mode in two cases. The first case is when the ADC is not configured, upon system power-up, the ADC automatically performs calibration and cycles without any regulation from the register. In this mode, the clock division is fixed to division by 32, data averaging occurs after 16 samples, and the internal reference voltage is used. At this time, an over-temperature indication signal (OT signal) is output, and no other alarm signals can be output. The other case is when the ADC is configured, it can enter power-up mode by setting the SEQ bit (creg_00h, DI12) in the configuration register to 1'b0. At this time the alarm signal can be output according to the control register settings.

The power-up mode has the following features:

- **Scan mode setting: Fixed to Unipolar mode**
- **Data averaging setting: Fixed to average = 16 times**
- **Event-driven mode disabled**
- **Scan order is Temperature->VCC->VCCA->VCC_CRAM->VCC_DRM**

2.9.2 Sequential Scanning Mode

The main function of the sequential scanning mode is to perform the configured scan on the selected channel, executing either a single scan or a cyclic scan.

The trigger, sampling frequency, corresponding scan channel, and scanning mode settings of the sequential scanning mode are all controlled by the control register. Whether calibration is performed

before executing the sequential scanning mode is also controlled by the control register. According to the configuration, it is possible to only scan ADC_A, or scan both ADC_A and ADC_A/B, or power down ADC_A/B simultaneously. ADC_A can scan on-chip temperature, voltage, dedicated channels, and multiplexed channels. ADC_B can only scan dedicated channels and multiplexed channels.

In sequential scanning mode, the alarm signal and OT signal can be enabled to detect if the internal temperature and voltage are within the threshold range.

When event-driven mode is configured in the control register, ADC_A/B enters a waiting state after completing the first scan, waiting for an event-driven signal to generate a pulse before executing another scan.

The following are several scan settings in sequential scanning mode:

- \triangleright Single ADC A scan; ADC A performs the corresponding scan according to the control register settings. It is possible to scan a single channel or scan multiple channels at once.
- \triangleright ADC A and ADC B scan different multiplexed channels in pairs (i.e., ADC A scans channel 0, ADC_B scans channel 8), and both ADCs select the same number of multiplexed channels. At this time, ADC_A can still choose to scan internal temperature and voltage channels. When ADC_A scans temperature and voltage, ADC_B remains idle.
- ADC_A executes the power-up mode, and ADC_B selects multiplexed or dedicated channels. They perform scans independently. When using ADC_B to scan dedicated channels, the E_B_VPN control bit (creg_02h[DI4]) must be set to 1.

Example of the 1M sampling function:

 \triangleright When using an external clock, set DCLK to 52MHz and clock division to 2. When the system scans only one channel with average_time=1 (no averaging), one sample is completed every 26 clock cycles, achieving a 1M sampling rate for the system.

Event-driven Mode Description:

When the event-driven mode is set in the control register, the Logos2 ADC will enter a waiting state after completing a scan. A new scan will only be executed after an external event_drv signal generates a pulse. In event driven mode, either an external or internal clock can be used. During sampling in event driven mode, the maximum sampling rate is $1/6M$. If the trigger frequency is less than 1/6M, the sampling rate equals the trigger frequency; if the trigger frequency is greater than 1/6M, the sampling rate is 1/6M.

In non-event driven mode, the system scans the channel once every 26 clock cycles. In the event-driven mode, when event drv is a periodic external pulse signal, its main function is to change the system's 1M scan to other frequencies.

Figure 2-20 Function of the event drv Signal in Event-driven Mode

If event_drv is not generated periodically and is triggered during the scan process, the trigger will be recorded. That is, after completing the current scan, the system will continue to perform another scan. Multiple triggers are considered as a single trigger. If the sequence register (seq_reg) changes before event_drv is triggered, the scan after the trigger will be based on the settings of the changed sequence register.

When the system is in the waiting state of event-driven mode, a new sequence register is written. When the N_SEQ (creg_02h[DI2]) control bit in the register is set to 1, the system will scan the newly written channel. After completing one scan, the system will return to the waiting state.

Figure 2-21 Flowchart for Modifying Sequence Register Functions in Event-driven Mode

Figure 2-22 N_SEQ Function Implementation Flow and Waveform Diagram

If N_SEQ is triggered during the scan process, the trigger will be recorded. That is, after completing the current scan, the system will continue to perform another scan. Multiple triggers are considered as a single trigger. If the sequence register changes before N_SEQ is triggered, the scan after the trigger will be based on the settings of the changed sequence register.

2.10 JTAG and APB Interfaces of the ADC

Users can read and write the registers of the Logos2 ADC through the JTAG and APB interfaces. Since JTAG and APB are in parallel, there will be contention conflicts when writing simultaneously. Only either JTAG or APB is allowed to operate on the ADC at a time.

2.10.1 ADC JTAG Read/Write Timing

JTAG consists of two working modes: read and write. The data address bits during the read process and the address bits and data during the write process are determined by the input TDI. During the read process, the registers that can be read includes control registers and status registers. During the write process, the registers that can be written includes control registers.

The JTAG operation instructions are as follows:

The JTAG command is a 32-bit word. When the state machine is in the data shift state, the data is serially shifted in from low to high bits by TDI. When the TAPC state machine is in the data update state, the data is latched to the parallel output of the APB register on the falling edge of TCK.

The diagram below describes the timing of JTAG Dynamic Reconfiguration Port (DRP) instructions:

Figure 2-23 JTAG DRP Timing Diagram

2.10.2 ADC APB Read/Write Timing

Users can read and write the status registers and control registers through APB. DWE is an indicator signal for user write operations. When DWE is at a low level, logical write operations are prohibited. It should also be noted that the SECEN signal needs to be pulled low within one clock cycle after DRDY is pulled high, and the DEN signal should be pulled high at least 2 DCLK cycles before the SECEN signal. The read/write timing diagram is as follows:

Figure 2-24 APB Write Register Timing Diagram

PANGO

The diagram above shows the timing of the APB write process. After DRDY is pulled high, it indicates that the data has been written into the control register at the corresponding address.

Figure 2-25 APB Read Register Timing Diagram

The above diagram is the timing diagram of the APB read process. After the DRDY signal is pulled high, the updated value of the register at the corresponding address can be read.

2.10.3 Description of Sampling and APB Read Tme in User Mode

The following explains the calculation for a single-channel 1M sampling.

Completing an APB read requires at least 7 DCLK cycles and 4 clk mux cycles (clk mux can be DCLK or clk osc, decided by the user) to extract data from the status register.

During 1M sampling for a single channel, the clock division factor is 2. After LOGIC DONE A or LOGIC_DONE_B is pulled high, there are 7 ad_clk cycles (i.e., 14 clk_mux cycles) until the next scan ends and the first channel is overridden.

When the extreme condition $7*DCLK + 4*clk_mux < 14*clk_mux$ is met, the data can be read with 1M sampling between two LOGIC_DONE_A or LOGIC_DONE_B signals.

 \triangleright When clk_mux = DCLK:

The read time is 11 clk mux cycles, and the minimum time to override the status register is 14 clk mux cycles. At this time, the user can complete the extraction of system sampling data before the status register is overridden.

 \triangleright When clk mux = clk osc,

 $7 * DCLK + 4 * clk_{\text{mix}} < 14 * clk_{\text{mix}}$

The calculation result is:

$$
F_{DCLK} > 7 * F_{osc}/10
$$

PANGO

According to the above calculation results, when the frequency of DCLK is greater than seven-tenths of the clk_osc frequency (i.e., greater than 36.4MHz), the user can complete the extraction of system sampling data before the status register is overridden.

Table 2-14 Clock Division and DCLK Frequency That Meet Data Sampling Requirements

Description of changes in the number of channel scans:

Currently 11 channels are scanned, and then the user changes the number of scanned channels from 11 to 1. At this time, the time between the end of scanning 11 channels with LOGIC_DONE_A and LOGIC_DONE_B signals being pulled high and the end of scanning 1 channel with LOGIC_DONE_A or LOGIC_DONE_B signals being pulled high is not enough for the user to read out the data of all 11 channels. However, due to the reduction in the number of scans, the status registers corresponding to the channels that are not rescanned still maintain the original data. The user should be aware of this risk when changing the number of channel scans; one read before changing the control register is invalid, and the scan and read order should be consistent during sampling.

Disclaimer

Copyright Notice

This document is copyrighted by Shenzhen Pango Microsystems Co., Ltd., and all rights are reserved. Without prior written approval, no company or individual may disclose, reproduce, or otherwise make available any part of this document to any third party. Non-compliance will result in the Company initiating legal proceedings.

Disclaimer

- 1. This document only provides information in stages and may be updated at any time based on the actual situation of the products without further notice. The Company assumes no legal responsibility for any direct or indirect losses caused by improper use of this document.
- 2. This document is provided "as is" without any warranties, including but not limited to warranties of merchantability, fitness for a particular purpose, non-infringement, or any other warranties mentioned in proposals, specifications, or samples. This document does not grant any explicit or implied intellectual property usage license, whether by estoppel or otherwise.
- 3. The Company reserves the right to modify any documents related to its family's products at any time without prior notice.